hardenedbsd/HardenedBSD
1
0
Fork 0
mirror of https://git.hardenedbsd.org/hardenedbsd/HardenedBSD.git synced 2024-11-20 10:16:34 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity

Added decoding of chipset registers for Pentium 90/100 CPUs.

Browse Source
This commit is contained in:
Stefan Eßer 1994-10-25 18:45:19 +00:00
parent 25f69b0ff8
commit c6f2eb5edb
Notes: svn2git 2020-12-20 02:59:44 +00:00 
svn path=/head/; revision=3862
2 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
sys/i386/pci/pcisupport.c
View File

@ -1,6 +1,6 @@
/**************************************************************************
**
** $Id: pcisupport.c,v 1.3 1994/10/15 23:27:39 se Exp $
** $Id: pcisupport.c,v 1.4 1994/10/17 21:11:31 phk Exp $
**
** Device driver for INTEL PCI chipsets.
**
@ -168,11 +168,11 @@ struct condmsg conf82424zx[] =
struct condmsg conf82434lx[] =
{
{ 0x00, 0x00, 0x00, TRUE, "\tCPU: " },
{ 0x50, 0xe0, 0x80, M_EQ, "Pentium" },
{ 0x50, 0xe0, 0x80, M_NE, "???" },
{ 0x50, 0x02, 0x00, M_EQ, ", ???MHz" },
{ 0x50, 0x03, 0x02, M_EQ, ", 60MHz" },
{ 0x50, 0x03, 0x03, M_EQ, ", 66MHz" },
{ 0x50, 0xe3, 0x82, M_EQ, "Pentium, 60MHz" },
{ 0x50, 0xe3, 0x83, M_EQ, "Pentium, 66MHz" },
{ 0x50, 0xe3, 0xa2, M_EQ, "Pentium, 90MHz" },
{ 0x50, 0xe3, 0xa3, M_EQ, "Pentium, 100MHz" },
{ 0x50, 0xc2, 0x82, M_NE, "(unknown)" },
{ 0x50, 0x04, 0x00, M_EQ, " (primary cache OFF)" },
{ 0x53, 0x01, 0x01, TRUE, ", CPU->Memory posting "},

12
sys/pci/pcisupport.c
View File

@ -1,6 +1,6 @@
/**************************************************************************
**
** $Id: pcisupport.c,v 1.3 1994/10/15 23:27:39 se Exp $
** $Id: pcisupport.c,v 1.4 1994/10/17 21:11:31 phk Exp $
**
** Device driver for INTEL PCI chipsets.
**
@ -168,11 +168,11 @@ struct condmsg conf82424zx[] =
struct condmsg conf82434lx[] =
{
{ 0x00, 0x00, 0x00, TRUE, "\tCPU: " },
{ 0x50, 0xe0, 0x80, M_EQ, "Pentium" },
{ 0x50, 0xe0, 0x80, M_NE, "???" },
{ 0x50, 0x02, 0x00, M_EQ, ", ???MHz" },
{ 0x50, 0x03, 0x02, M_EQ, ", 60MHz" },
{ 0x50, 0x03, 0x03, M_EQ, ", 66MHz" },
{ 0x50, 0xe3, 0x82, M_EQ, "Pentium, 60MHz" },
{ 0x50, 0xe3, 0x83, M_EQ, "Pentium, 66MHz" },
{ 0x50, 0xe3, 0xa2, M_EQ, "Pentium, 90MHz" },
{ 0x50, 0xe3, 0xa3, M_EQ, "Pentium, 100MHz" },
{ 0x50, 0xc2, 0x82, M_NE, "(unknown)" },
{ 0x50, 0x04, 0x00, M_EQ, " (primary cache OFF)" },
{ 0x53, 0x01, 0x01, TRUE, ", CPU->Memory posting "},