mirror of
https://git.hardenedbsd.org/hardenedbsd/HardenedBSD.git
synced 2024-11-25 01:55:19 +01:00
0612538e3a
Implement a core clknode driver for the JH7110 (StarFive VisionFive v2) platform. Add clock/reset generator drivers for the PLL, SYS, and AON clock groupings. Co-authored-by: mhorne Reviewed by: mhorne Sponsored by: The FreeBSD Foundation (mhorne's contributions) Differential Revision: https://reviews.freebsd.org/D43037
8 lines
271 B
Plaintext
8 lines
271 B
Plaintext
dev/clk/starfive/jh7110_clk.c standard
|
|
dev/clk/starfive/jh7110_clk_aon.c standard
|
|
dev/clk/starfive/jh7110_clk_pll.c standard
|
|
dev/clk/starfive/jh7110_clk_sys.c standard
|
|
dev/mmc/host/dwmmc_starfive.c optional dwmmc_starfive fdt
|
|
|
|
riscv/starfive/starfive_syscon.c standard
|