mirror of
https://git.hardenedbsd.org/hardenedbsd/HardenedBSD.git
synced 2024-11-18 00:21:25 +01:00
0b4a1769be
setting the control register. Make the read and write operations two completely separate steps. While we're at it, pull in the whole set of Cyrix cache control options from NetBSD-current, since a few motherboards do the right thing with the Cyrix chip. There is no option to disable the internal cache completely (yet). Reviewed by: pst Obtained from: NetBSD |
||
---|---|---|
.. | ||
apm | ||
bios | ||
boot | ||
conf | ||
eisa | ||
i386 | ||
ibcs2 | ||
include | ||
isa | ||
linux | ||
pci | ||
scsi | ||
Makefile |